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Abstract– A digital control algorithm for a
current-mode (CM) and a voltage-mode (VM)
synchronous buck converter (SBC) is devel-
oped. In both cases, the design leads to a
stable controller, even for a duty cycle larger
than 50%. The desired output voltage and the
transient response can be independently spec-
ified. Moreover, zero steady-state error in the
output voltage can be obtained with the aid of
additional dynamics. In both cases, the speci-
fication is done by pole placement using com-
plete state feedback. A discrete-time model
is used to design the feedback gains. Both
the stability and the small-signal transient re-
sponse are analyzed. In another paper (Oliva
et al., 2003) the control algorithms are experi-
mentally validated with a DSP-controlled SBC.
Keywords– Switch-mode power supplies,
digital control, buck converter.
I. INTRODUCTION
Switch-mode power supplies (SMPS), like the buck
converter, are frequently used in the current or the
voltage modes of operation. Current-mode control
is commonly used due to its intrinsic current limit-
ing, providing a natural over-current protection. This
characteristic allows to parallel modules to extend the
current capability (Brown and Midlebrook, 1981).
Since CM SMPS show an instability (evident as a
subharmonic oscillation) when the duty cycle is larger
than 50%, the industry has adopted the external ramp
compensation method to cancel out the oscillations.
This method consists on adding an artificial ramp to
the reference or to the current waveform (Unitrode,
1995; Brown and Midlebrook, 1981). It is a sim-
ple method, but it does not allow to arbitrarily place
the closed-loop poles to achieve a desired dynamic re-
sponse.
SMPS have traditionally been modeled with the
averaged-state model, introduced by Cûk (Midlebrook
and Cuk, 1976). However, this model does not explain
the CM instability.
The origin of the CM instability is conveniently ex-
plained by another modeling technique, introduced by
Packard (1976), known as discrete modeling, and by
the sampled-data model from Brown (Brown and Mi-
dlebrook, 1981). These techniques are used in this
work to obtain the discrete model of the switching con-
verter, followed by a complete state feedback to adjust
the closed-loop dynamics. The small-signal stability
and transient response for this model are latter ana-
lyzed. The instability is completely eliminated from
the CM converter, yielding a determined dynamic re-
sponse. The regulator was analyzed using a discrete
modeling technique, as in Fang and Abed (2001). For
the VM converter, the desired output voltage and the
type of transient response that the regulator would
exhibit due to perturbations or a set-point variation
can be separately specified (this is a main difference
between this method and the traditional sawtooth-
and-threshold method). Moreover, with the aid of
additional dynamics, zero steady-state error can be
achieved on the output voltage. Summarizing, an
alternative control strategy is introduced for SMPS
operating in VM and CM. The algorithms were ex-
perimentally tested on a SBC-based voltage regula-
tor. The experimental results are shown in Oliva et
al. (2003).
A DSP was used to implement the controller. This
is not an issue when the target is a high-current con-
verter, because the DSP is a small portion of the over-
all cost. The use of a DSP has additional advantages,
such as monitoring of critical variables, communica-
tion with other devices and possible on-line tuning of
the dynamic response.
II. STATE SPACE MODEL
A. Continuous-time model
Switching converters are, in general, non-linear and
time-variant circuits. Nevertheless, different models
have been developed to describe the small-signal be-
havior of the system with linear equations (Brown and
Midlebrook, 1981). The boost and the Cûk convert-
ers exhibit a non-linear function between the control
variable and the output voltage. On the other hand,
the buck converter is easier to control because that
function is linear.
A discrete-time model for the switching converter
capable of giving enough detail can be derived from the
above mentioned techniques of Packard and Brown.
In general, it is assumed that the periodic switching
produces a change in the structure of the switching
converter. Since the switch changes state twice per
cycle, the system has two structures, one valid when
the switch is on (ton) and another one valid when the
switch is off (toff ).
The SBC operates in the continuous-conduction
mode with a constant switching frequency fs = 1/Ts.
The following analysis shows the derivation of the
model. Let: ic(t) the instantaneous current flow-
ing through the capacitor; iL(t) the instantaneous cur-
rent flowing through the inductor; Io the load current,
assumed constant; and vd(t) the instantaneous input
voltage. The current flowing through the inductor and
the voltage across the capacitor are chosen as state va-
riables.
Since the system has two different topologies during
ton and toff , the SBC is characterized by two state
equations. These two equations can be grouped into a
single equation. To simplify the notation, the temporal
dependency of the variable will be omitted, unless that
would lead to a confusion. Thus,
•
iL (t) will be written
as
•
iL .
The model for the SBC under constant load resis-
tance, Rload, is the following: During ton of the nth
switching period (n.Ts < t < (n+ dn)Ts, where dn is
the duty cycle):" •
iL
•
vc
#
=
∙
0 −1/L
1
C −1/C.Rload
¸ ∙
iL
vc
¸
+
∙
1
L
0
¸
vd
⇐⇒ •x= A1.x+ b1.u.
Yielding u = vd. Similarly, during toff ,
(n+ dn)Ts < t < (n+ 1)Ts :
" •
iL
•
vc
#
=
∙
0 −1/L
1
C −1/C.Rload
¸ ∙
iL
vc
¸
⇐⇒ •x= A2.x+ b2.u, b2 := 0.
Combining the equations during ton and toff into a
single equation, yields (Brown and Midlebrook, 1981):
•
x = (d.A1 + d0.A2)x+ (d.b1 + d0.b2)u (1)
d(t) =
½
1
0
if
if
n.Ts < t < (n+ dn)Ts
(n+ dn)Ts < t < (n+ 1)Ts
d0(t) = 1− d(t)
Notice that if dn is constant, the equation is linear
with periodic coefficients. On the other hand, if the
control is applied on dn the equation becomes non-
linear, because the duty cycle is a function of the state
variables.
It is possible to derive a linear equation if the SBC
operates under the small signal regime. The signals
can be represented by a nominal value (in capital let-
ters) plus a perturbation (in lowercase with ’^’). Thus,
the input voltage and the duty cycle will be written as
vd = Vd + vˆd, and dn = D + dˆn, respectively. There-
fore, d = d(t) can be written as a steady-state part
(although it is time variant) d¯, plus a perturbation, dˆ
(Brown and Midlebrook, 1981): d = d¯+ dˆ, d0 = 1− d,
are defined as:
d¯(t) =
½
1
0
if
if
nTs < t < (n+D)Ts
(n+D)Ts < t < (n+ 1)Ts
dˆ(t) =
½
sgn(dn −D)
0
if t ∈ [(n+D)Ts, (n+ dn)Ts]
otherwise
Notice that these equations formally represent the
effect of a perturbation of the duty cycle in the state
equation. Likewise, the state vector can be represented
by a steady-state component plus a perturbation:
x = x¯+ xˆ.
Replacing in the state equation (1):
•
x¯ +
•
xˆ =
h³
d¯+ dˆ
´
A1 +
³
d¯0 − dˆ
´
A2
i
[x¯+ xˆ] +
+
h³
d¯+ dˆ
´
b1 +
³
d¯0 − dˆ
´
b2
i
[Vd + vˆd] .
The state equation can be split in a nominal part
plus a perturbation, as follows:
•
x¯ +
•
xˆ =
£
d¯A1 + d¯0.A2
¤
x¯+
£
d¯.b1 + d¯0.b2
¤
Vd +
+
£
d¯.A1 + d¯
0.A2
¤
xˆ+
£
d¯.b1 + d¯
0.b2
¤
vˆd +
+ [(A1 −A2) (x¯+ xˆ) + (b1 − b2) (Vd + vˆd)] dˆ.
Making the perturbation equal to zero yields the
steady-state equation:
•
x¯=
£
d¯.A1 + d¯
0.A2
¤
x¯+
£
d¯.b1 + d¯
0.b2
¤
Vd,
and subtracting the last equation from the complete
response, the equation for a perturbation in the state
vector becomes:
•
xˆ =
£
d¯.A1 + d¯0.A2
¤
xˆ+
£
d¯.b1 + d¯0.b2
¤
vˆd +
+ [(A1 −A2) (x¯+ xˆ) + (b1 − b2) (Vd + vˆd)] dˆ.
This expression can be linearized neglecting the
second-order terms, yielding:
•
xˆ =
£
d¯.A1 + d¯0.A2
¤
xˆ+
£
d¯.b1 + d¯0.b2
¤
vˆd +
+ [(A1 −A2) x¯+ (b1 − b2)Vd] dˆ.
Finally, dˆ(t) can be approximated by a train of
impulses with the appropriate area, as it is done in
(Brown and Midlebrook, 1981):
dˆ ' pˆ(t) =
∞X
n=−∞
³
dˆn.Ts
´
δ [t− (n+D)Ts] .
B. Discrete-time model
In this section it is found the discrete-time model of
the SBC by integration of the small-signal state-space
model over a switching period, Ts. Without lose of
generality, it is choosen the initial integration time at
(n + D)Ts. In the interval [(n+D)Ts, (n+ 1)Ts] the
switching functions are d¯ = 0, d¯0 = 1, yielding:
•
xˆ = A2xˆ+ b2vˆd +K.dˆnTs.δ [t− (n+D)Ts] ,
K : = (A1 −A2) x¯ [(n+D)Ts] + (b1 − b2)Vd.
Since the δ function is non-zero only at (n+D)Ts, the
integral yields:
xˆ [(n+ 1)Ts] = e
A2D
0Ts xˆ [(n+D)Ts] +
+eA2D
0TsK.Tsdˆn +
Z (n+1)·Ts
(n+D)·Ts
eA2[(n+1)Ts−τ ]b2vˆddτ.
Another approximation is done to evaluate this equa-
tion, assuming that the input voltage is constant dur-
ing the integration interval. Therefore, the integral
of the last term is zero. This approximation implies
that the input voltage is not considered as a pertur-
bation input; nevertheless, this does not affect the
stability analysis. By analogy, during the interval
[(n+ 1)Ts, (n+D + 1)Ts] the state equation reduces
to: •
xˆ= A1xˆ.
This equation is integrated using as the initial con-
dition the value of the state vector found at the end of
the previous period, xˆ [(n+ 1)Ts] , yielding:
xˆ [(n+ 1 +D)Ts] = (2)
= eA1DTseA2D
0Ts xˆ [(n+D)Ts] +
+eA1DTseA2D
0TsK.Tsdˆn,
which concludes the developing of the discrete-time
model. This discrete model evaluates the behavior of
the system due to small-signal perturbations (of dura-
tion dˆnTs) in the duty cycle.
III. SENSITIVITIES
A. Voltage Mode
A VM SBC requires a controller that compares an ar-
tificial saw-tooth waveform (STW) with a reference
value, vref , to obtain the duty cycle corresponding to
each individual cycle. Therefore, the VM SBC operates
in a typical pulse-width modulation scheme (PWM).
The sensitivity of the duty cycle with respect to vref
may be obtained by a geometric analysis. Consider
the external STW with period Ts and amplitude Vp.
For the nominal reference voltage, Vref , the nominal
duty cycle, D, is given by D = VrefVp Ts. When a per-
turbation vˆref is applied on the reference voltage, it
produces a variation on the duty cycle, dˆ, such as
dˆ =
D
Vref
.vˆref . (3)
B. Current Mode
The CM SBC is controlled by changing the duty cycle
based on variations of the peak value of the current
flowing through the inductor. Therefore, it is neces-
sary to find an expression for dˆn as a function of the
state and the control variables. The latter, Iˆp, is the
perturbation on the peak value of the inductor current.
For the small-signal model, an approximation for dˆn
using only the linear terms of its Taylor series expan-
sion is proposed, yielding
dˆn =
δdn
δiL
ıˆL +
δdn
δvc
vˆc +
δdn
δIp
Iˆp. (4)
Evaluation of
δdn
δiL
: To evaluate the sensitivity
of the duty cycle with respect to the current flowing
through the inductor it is convenient to analyze Fig.
1, that shows the variation of the duty cycle due to a
perturbation ıˆL > 0 in the current flowing through the
inductor.
If the input and output voltages are considered con-
stant during ton, then the slope of the ramp corre-
sponding to the current flowing through the inductor
does not change, and appears only a vertical shift given
by ıˆL. Thus,
dˆn = −
L
(Vd − Vc)Ts
ıˆL, (5)
where
Vd − Vc
L
is the slope of the ramp.
Evaluation of
δdn
δvc
: To evaluate the sensitivity of
the duty cycle with respect to the voltage across the
capacitor refer to Fig. 2, that shows the dependency
of the derivative of the current flowing through the in-
ductor upon variations in the output voltage, vc. The
equations corresponding to the nominal (r1) and per-
turbed (r0) slopes are analyzed to obtain the expres-
sion of dˆn as a function of vˆc :
r1 : =
∆I
D · Ts =
(Vd − Vc)
L
,
r0 : =
∆I³
D + dˆn
´
· Ts
=
[Vd − (Vc + vˆc)]
L
.
Td^
)(^ 0i L
)(^ 0i L
r
r
TdD )( ^+ TD
Figure 1: Variation of the duty cycle due to a pertur-
bation in the curent flowing through the inductor.
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^
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Figure 2: Variation of the duty cycle due to a pertur-
bation on the output voltage.
Solving for dˆn yields dˆn = D
∙
vˆc
Vd − Vc − vˆc
¸
, and if
vˆc << (Vd − Vc) ,
dˆn '
∙
D
Vd − Vc
¸
vˆc. (6)
Evaluation of
δdn
δIp
: The sensitivity of the duty cy-
cle with respect to the peak reference current, IP , can
be found from Fig. 3. The peak current through the
inductance, IP , will be changed by the control algo-
rithm, and a perturbation in its value will change the
nominal duty cycle. From Fig. 3 the reader can see
that dˆn · Ts = Iˆpr , where r =
(Vd − Vc)
L
. Therefore,
dˆn =
L
Ts(Vd − Vc)
Iˆp. (7)
IV. CONTROL
A. Voltage Mode
So far, it was developed a linear model for the SBC. An
expression for the control scheme using complete state
iL
^ Td
dD )( ^+TD
r
Ip+Îp
Ip
Îp
T
Figure 3: Variation of the duty cycle due to a pertur-
bation in the peak current through the inductor.
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Figure 4: Digital tracking system with complete state
feedback.
feedback is found in this section. From Eq. (3), the
perturbation dˆn in the duty cycle can be expressed as
a function of the control variable. The discrete-time
model for the SBC is given by Eq. (2). Replacing Eq.
(3) in Eq. (2) yields
xˆ [(n+ 1 +D)Ts] = Φ · xˆ [(n+D)Ts] + Γ · DVref .vˆref .
If complete state feedback is applied and the system
is controllable, the closed-loop poles can be arbitrar-
ily placed to yield a desired transient response. The
negative feedback proportional to the states over vˆref
is vˆref = −Fv · xˆ [nTs]. The elements of the vector Fv
determine the closed-loop poles of the system. Re-
placing vref in the system model gives
ΦCLv : =
∙
Φ− Γ · D
Vref
· Fv
¸
,
xˆ [(n+ 1 +D)Ts] = ΦCLv · xˆ [(n+D)Ts] .
Using this control strategy a desired transient response
can be achieved.
A.1. Extended state model of the regulator
The voltage regulator designed in the previous sec-
tion was calculated under constant loading. This sec-
tion develops a mechanism that allows the controller
to track load changes and change the reference in or-
der to keep the output voltage constant. This goal
is achieved by the inclusion of additional dynamics,
as shown in Fig. 4, that represents a digital tracking
system with complete state feedback. The added dy-
namics are represented by Φa, Γa, L2 (Vaccaro, 1995).
A state space representation for the model repre-
sented in Fig. 4 is obtained defining a composite state
vector:
xd[k] =
£
iL[k] vc[k] xa[k]
¤T
where xa is the state vector of the additional dynamics.
Then, to obtain the state space representation of the
whole system, the cascade connection is explicitly used
to construct its transition matrix and input matrix as
Φd =
∙
Φ 0
Γa c Φa
¸
, Γd =
∙
Γ
0
¸
,
where c is the output matrix (relating the output y
with the states x as y = c x). A regulator can be
designed for the pair (Φd,Γd) yielding a feedback gain
L :=
£
L1 L2
¤
, where L1 contains the first n el-
ements of L, being n the order of the system to be
controlled (for the SBC: n = 2). Vector L2 is the re-
maining part of L and relates the output ya with the
states xa as ya = L2 xa. The gain L is calculated by
pole placement. The whole procedure for obtaining
(Φa, Γa) is detailed in Vaccaro (1995); however, in this
case Φa = 1, Γa = 1. The main (and fundamental)
advantage of this configuration is the fact that if the
closed loop system is stable then the system will follow
a constant reference with zero steady state error.
B. In Current Mode
In the sequel the control strategy to make the system
to operate in current mode (CM) is shown. A complete
state feedback is used. From Eq. (4), it is seen that
dˆn can be split in two parts: one due to the CM effects
and the other due to the feedback. Then considering
Eqs. (5), (6) and (7) it results
dˆn : = dˆMC + dˆF =
=
∙ −L
(Vd − Vc)Ts
D
(Vd − Vc)
¸ ∙
ıˆL
vˆc
¸
+
+
∙
L
Ts(Vd − Vc)
¸
Iˆp
The discrete model for xˆ [(n+ 1 +D)Ts] was found
in (2), that is further simplified for the SBC case con-
sidering that A1 = A2 = A, and D0 = 1−D. Then
xˆ [(n+ 1 +D)Ts] = Φ.xˆ [(n+D)Ts] + Γdˆn, (8)
where Φ = eA·Ts , Γ = eA·TsK.Ts, K = (b1 − b2)Vd.
Replacing dˆn results
xˆ [(n+ 1 +D)Ts] =
= Φxˆ [(n+D)Ts] + ΓΩ+ Γ
∙µ
L
Ts(Vd − Vc)
¶
Iˆp
¸
Ω :=
∙ −L
(Vd − Vc)Ts
D
Vd − Vc
¸
xˆ [(n+D)Ts] .
Grouping together the terms corresponding to the
CM:
xˆ [(n+ 1 +D)Ts] = ΦCM xˆ [(n+D)Ts] +
+Γ
∙µ
L
Ts(Vd − Vc)
¶
Iˆp
¸
,
ΦCM : = Φ+ ΓΩ.
A state feedback is done on Iˆp to place the closed
loop poles: Iˆp = −Fc.xˆ [(n+D).Ts] and the closed-
loop system becomes
xˆ [(n+ 1 +D)Ts] = ΦCLxˆ [(n+D)Ts] , (9)
ΦCL : =
∙
ΦCM − Fc.Γ
L
Ts(Vd − Vc)
¸
,
where ΦCL is the closed-loop system matrix.
Assuming controllability, the closed-loop poles can
be arbitrarily placed by selecting the feedback gain F .
Up to this point, nothing prevents the system to be
stable for constant load and duty cycle over 50%.
B.1. Control with variable load
When the load is not constant, it is convenient to im-
plement an observer for the load changes. An estima-
tor for the load current is proposed as follows:
Io = iM − iC ,
where iM is the average current in the inductor, ob-
tained over a complete switching cycle, and iC is the
average current in the output capacitor, which is dif-
ferent from zero over a load transient. Then:
iM =
1
Ts
Z Ts
0
iLdt. (10)
The current of the capacitor is estimated from ic =
C
dvc
dt
approximating the derivative using finite differ-
ences as ic =
C
Ts
(vc − v−c ) , where v−c is the voltage of
the capacitor sampled in the previous cycle. Then two
new state variables are added to the discrete system:
iM and v−c . As a first step, iM is added as the third
state variable in the continuous system and the new A
matrix becomes
A =
⎡
⎣
0 −1L 0
1
C −1/C.Rload 0
1
Ts
0 0
⎤
⎦ ,
being the new state x =
£
iL vc iM
¤T
. The new
matrix Φ¯ of the discrete system is
Φ¯ = eA·Ts =
⎡
⎣
ϕ11 ϕ12 0
ϕ21 ϕ22 0
ϕ31 ϕ32 ϕ33
⎤
⎦
where ϕ33 = 1 since the third state corresponds to
a pure integrator. As it is necessary to implement
Eq. (10), which corresponds to a resetable integrator
(forcing iM to zero each time (n+D).Ts) it is observed
that ϕ13 = ϕ23 = 0 so the state iM [(n+D).Ts] does not
affect the value of the other states at the next sampling
time. Also the product ϕ33.iM [(n+D).Ts] ≡ 0 due to
the periodic reset of iM [(n +D).Ts]. The same effect
(ϕ33.iM = 0) is obtained forcing ϕ33 ≡ 0 instead of
periodically reseting iM [(n+D).Ts].
Finally, the variable v−c is added to the discrete sys-
tem as the fourth state. Then the discrete system ma-
trix Φe of the whole system results:
Φe = eA·Ts =
⎡
⎢⎢⎣
ϕ11 ϕ12 0 0
ϕ21 ϕ22 0 0
ϕ31 ϕ32 0 0
0 1 0 0
⎤
⎥⎥⎦
and the next state vector is x =£
iL vc iM v−c
¤T
. Then the new discrete
model is formally identical (replacing Φ and x with
the new expressions) to Eq. (9) with respect to the
effects of the perturbations on the duty cycle.
As a design alternative, the design procedure shown
above for the VM can be used here for variable load
adding additional dynamics, but it is not shown due
to space limitation.
V. CONCLUSIONS
A digital controller was developed for a SBC in VM
and CM using complete state feedback. The control
scheme is based on the addition of a small corrective
signal over the nominal control signal of the converter,
so changing slightly the duty cycle to cancel perturba-
tions keeping the output voltage constant.
The main difference with the traditional control
strategy for the VM (proportional control with refer-
ence ramp) is that here it is possible to specify inde-
pendently the output voltage level and the transient
response of the system. Also, due to the additional
dynamics, a zero steady-state error is guaranteed for
the output voltage. The controller is designed by pole
placement in the state space. The closed loop dynam-
ics of the SBC in CM can be completely specified even
for duty cycles over 50%.
The controllers obtained in this paper were experi-
mentally tested on a SBC under different load condi-
tions. The results are promising (Oliva et al., 2003)
with stable behavior even under load variations.
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